dsPIC30F IC unlock

Posted by

This decryption center provides dsPIC30F3011 IC unlock service, welcome to consult.
High performance modified RISC CPU:
Improved Harvard architecture
C compiler optimized instruction set architecture
Flexible addressing mode
• 84 basic instructions
24 bit wide instruction, 16 bit width data path.
• 144 KB on chip flash program space
(instruction word)
• 8 bytes of on-chip data RAM
• 4 byte nonvolatile data EEPROM
Work up to 30 MIPS:
– external clock input from DC to 40 MHz
– input for 4 MHz-10 MHz oscillator
Active phase locked loop (4X, 8X, 16X)
• 44 interrupt sources
– 5 external interrupt sources
– 8 users, the priority of each choice.
Interruption source
– 4 processor trap sources
• 16 x 16 bit work register array
The characteristics of the DSP engine are:
Double access data
Accumulator write back for DSP operation
Module and bit inversion addressing mode
Two, 40 bit optional wide battery
Saturation logic
• 17 bit x 17 bit single cycle hardware decimal /
Integer multiplier
• all DSP instruction cycles
+ 16 bit single cycle transition
Peripheral features:
• high pour / pull current I / O pin: 25 mA/25 Ma
• timer module with programmable prescaler:
– 5 16 bit timer / counters;
16 to 32 timer module timer
16 bit capture input function
• 16 bit comparison / PWM output function
• 3 line SPI module (support 4 frame mode)
The I2CTM module supports multiple modes.
And 7-bit/10-bit solution
• 2 UART modules, FIFO buffers
2 CAN modules, 2.0B compatible
The features of the motor control PWM module are:
• 8 PWM output channels
Complementary or independent output
Pattern
– edge and center alignment mode
• 4 duty cycle generators
Dedicated time base
Programmable output polarity
• dead time control for complementary mode
Manual output control
A / D conversion triggering
Quadrature encoder interface module
Characteristic:
A phase, B phase and index pulse input.
• 16 position up / down position counters
Counting direction state
Position measurement (x2 and x4) mode
• programmable digital noise filter on input terminals
• standby 16 bit timer / counter mode
Position counter full / underflow interrupt

DSPIC30F IC unlock

Posted by

IC unlock may occur when second instructions are executed. In this case, second instructions and additional stopping cycles are allowed to execute before ISR. In this way, the stopping period associated with the second instructions will normally execute. However, the stopping cycle will actually be embedded in the sequence of abnormal processes. If a normal double cycle instruction is interrupted, the abnormal process will continue.
Three, instruction stop cycle and process change instruction
CALL and RCALL instructions use W15 to write to the stack, and if the source read by the next instruction uses W15, execution of the instructions may therefore be forced to stop before the next instruction. RETFIE and RETURN instructions can never be forced to stop before the next instruction, because these instructions can only perform read operations. However, users should be aware that the RETLW instruction can force a stop because it writes to the W register in the last cycle. Because GOTO and transfer instructions do not perform write operations, they can never force instruction to stop.
Four, instruction stop and DO and REPEAT cycles.
In addition to increasing the instruction stop cycle, RAW data dependency does not affect the work of DO or REPEAT loops. The prefetching instructions in the REPEAT loop will not change until the loop completes or occurs. Although register correlation checks cross instruction boundaries, dsPIC30F actually compares the source and destination addresses of the same instruction in a REPEAT loop. The last instruction of the DO loop prefetches the instruction at the start address of the loop or the next instruction (outside the loop). The decision to stop the instruction is made by the last instruction of the loop and the contents of the prefetch instruction.
Five, instruction stop and program space visibility (PSV)
When the program space (PS) is mapped to the data space by enabling the PSV (CORCON < 2 >) bit, and the X space EA is within the visible program space range, the read or write cycle is redirected to the address in the program space. It takes up to 3 instruction cycles to access data from program space. Instruction operations in PSV address space, like any other instruction, are affected by RAW data correlation and subsequent instruction stops.

DSP MCU crack

Posted by

EEPROM programming algorithm for DSP MCU crack technology
Source: On the basis of IC decryption characteristics, we can choose the most secure and reasonable decryption scheme for MCU crack. (Note: DSPIC30F series chip decryption for example) 1. Data EEPROM programming is similar to program memory, EEPROM storage block is accessed by reading and writing table operations. Because EEPROM memory has only 16 bit width, its operation does not require TBLWTH and TBLRDH instructions. The programming and erasing steps of data EEPROM are similar to those of flash memory, but the difference is that data EEPROM is optimized for fast data access. On data EEPROM, you can perform the following programming operations: erase a word erase a line (16 words) program a word program a line (16 words) in normal operation (the entire VDD range of work), data EEPROM readable and writable. Unlike flash memory, normal program execution does not stop when EEPROM is programmed or erased. EEPROM erasure and programming operations are performed through NVMCON and NVMKEY registers. The programming software is responsible for waiting for the operation to complete. Software can detect the completion time of an EEPROM erasure or programming operation by one of three methods: querying the WR bit with software (NVMCON < 15 >). When the operation is completed, the WR bit will be cleared. Query NVMIF bit (IFS0<12>) with software. When the operation is completed, the NVMIF bit will be set to 1. NVM interrupt is allowed. When the operation is completed, the CPU will be interrupted. ISR can handle more programming operations. Two, EEPROM single word programming algorithm 1. erase a EEPROM word. Set the NVMCON register to erase a EEPROM word. The addresses of the erased characters are written to the TBLPAG and NVMADR registers. Clear the NVMIF status bit and allow NVM interrupt (optional). Write the key sequence to NVMKEY. The WR position is 1. This will start the erase cycle. Query WR bit or wait for NVM interrupt. 2. write the data word to the data EEPROM to write the latch. 3. programming data words into EEPROM. Set the NVMCON register to program a EEPROM word. Clear the NVMIF status bit and allow NVM interrupt (optional). Write the key sequence to NVMKEY. The WR position is 1. This will start the programming cycle. Query WR bit or wait for NVM interrupt. 3. EEPROM line programming algorithm, if you need to program more than one word into EEPROM, each erase and program 16 words (1 line) will be faster. The process of programming 16 words to EEPROM is as follows: 1. Read a row of data EEPROM (16 words) and save it to data RAM in the way of data “mirror”. The EEPROM part to be modified must be in the even 16 word address boundary. 2. update data mirroring with new data. 3. erase EEPROM rows. Set the NVMCON register to erase one row of EEPROM. Clear the NVMIF status bit and allow NVM interrupt (optional). Write the key sequence to NVMKEY. The WR position is 1. This will start the erase cycle. Query WR bit or wait for NVM interrupt. 4. write 16 data words to the data EEPROM to write the latch. 5. programming a row of data to data EEPROM. Set the NVMCON register to program a line of EEPROM. Clear the NVMIF status bit and allow NVM interrupt (optional). Write the key sequence to NVMKEY. The WR position is 1. This will start the programming cycle. Query WR bit or wait for NVM interrupt.

DSPIC30F chip decryption

Posted by

The DSPIC30F full range of DSP chips can provide an efficient and reliable decryption scheme. Here, in order to help customers and decryption engineers to analyze and understand DSP IC30F series DSP chips, the decryption engineer briefly states the timer part of the series chip:

DSP chip decryption

Posted by

EEPROM programming algorithm for DSP chip decryption technology
Source: On the basis of chip decryption characteristics, we can choose the most secure and reasonable decryption scheme for chip decryption. (Note: DSPIC30F series chip decryption for example) 1. Data EEPROM programming is similar to program memory, EEPROM storage block is accessed by reading and writing table operations. Because EEPROM memory has only 16 bit width, its operation does not require TBLWTH and TBLRDH instructions. The programming and erasing steps of data EEPROM are similar to those of flash memory, but the difference is that data EEPROM is optimized for fast data access. On data EEPROM, you can perform the following programming operations: erase a word erase a line (16 words) program a word program a line (16 words) in normal operation (the entire VDD range of work), data EEPROM readable and writable. Unlike flash memory, normal program execution does not stop when EEPROM is programmed or erased. EEPROM erasure and programming operations are performed through NVMCON and NVMKEY registers. The programming software is responsible for waiting for the operation to complete. Software can detect the completion time of an EEPROM erasure or programming operation by one of three methods: querying the WR bit with software (NVMCON < 15 >). When the operation is completed, the WR bit will be cleared. Query NVMIF bit (IFS0<12>) with software. When the operation is completed, the NVMIF bit will be set to 1. NVM interrupt is allowed. When the operation is completed, the CPU will be interrupted. ISR can handle more programming operations. Two, EEPROM single word programming algorithm 1. erase a EEPROM word. Set the NVMCON register to erase a EEPROM word. The addresses of the erased characters are written to the TBLPAG and NVMADR registers. Clear the NVMIF status bit and allow NVM interrupt (optional). Write the key sequence to NVMKEY. The WR position is 1. This will start the erase cycle. Query WR bit or wait for NVM interrupt. 2. write the data word to the data EEPROM to write the latch. 3. programming data words into EEPROM. Set the NVMCON register to program a EEPROM word. Clear the NVMIF status bit and allow NVM interrupt (optional). Write the key sequence to NVMKEY. The WR position is 1. This will start the programming cycle. Query WR bit or wait for NVM interrupt. 3. EEPROM line programming algorithm, if you need to program more than one word into EEPROM, each erase and program 16 words (1 line) will be faster. The process of programming 16 words to EEPROM is as follows: 1. Read a row of data EEPROM (16 words) and save it to data RAM in the way of data “mirror”. The EEPROM part to be modified must be in the even 16 word address boundary. 2. update data mirroring with new data. 3. erase EEPROM rows. Set the NVMCON register to erase one row of EEPROM. Clear the NVMIF status bit and allow NVM interrupt (optional). Write the key sequence to NVMKEY. The WR position is 1. This will start the erase cycle. Query WR bit or wait for NVM interrupt. 4. write 16 data words to the data EEPROM to write the latch. 5. programming a row of data to data EEPROM. Set the NVMCON register to program a line of EEPROM. Clear the NVMIF status bit and allow NVM interrupt (optional). Write the key sequence to NVMKEY. The WR position is 1. This will start the programming cycle. Query WR bit or wait for NVM interrupt.